

**Syllabus**

Introduction  
 Esterel  
 VHDL  
 Issues  
 Translation  
 Solutions  
 Conclusion

# Translating Pure Esterel v5 into behavioral VHDL

Synchron'02

INRIA Sophia-Antipolis - TICK

Bertrand Blanc

## Inter-operability

Introduction

goal  
 relationship

Esterel  
 VHDL

features  
 activation  
 $\delta$ -delay

Issues

active parts  
 absence  
 synthesis

Translation  
 inner format  
 solutions  
 example

Esterel → GRC  
 GRC → VHDL

Solutions

causality  
 absence


Conclusion

- specifying heterogeneous complex systems in either Esterel or VHDL, with respect to Esterel's semantics
- using the tools dedicated to these languages for a single specification



- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

Study the relationships between Esterel and the high level behavioral VHDL (sequence, loops, concurrent processes and signals)



Esterel has:

- discrete time
- atomic reaction (instant)

We must mimic this model in VHDL


- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

- VHDL (without explicit delays):

the behavior is modeled by the propagation of information through micro-steps. Data should evolve micro-step by micro-step assuming no coherency until stable values get reached.

- Esterel:

Information is propagated with constructive causality ensuring coherent and unique signal statuses.



- Introduction
- goal relationship
- Esterel
- VHDL
  - features
  - activation
  - $\delta$ -delay
- Issues
  - active parts
  - absence
  - synthesis
- Translation
  - inner format
  - solutions
  - example
  - Esterel  $\rightarrow$  GRC
  - GRC  $\rightarrow$  VHDL
- Solutions
  - causality
  - absence
- Conclusion

Esterel is a synchronous reactive language with instantaneous reaction to absent signal. Its formal semantics unifies activities such as compiling, optimizing and model-checking.

Each equation is computed in each reaction

```




E[1] = E[1] || (__ABRO_R[0]);
E[3] = E[3] && !((__ABRO_A[1]));
__ABRO_R[1] = E[1] || (__ABRO_R[1] && E[3]);
E[5] = E[5] && !((__ABRO_A[2]);
    
```

compiling into sequential sorted equations, evaluated once per reaction

- acyclic programs: a variable is to be set before read operations
- cyclic programs: for constructive programs, an acyclic equivalent form may be generated

- Introduction
- goal relationship
- Esterel
- VHDL
  - features
  - activation
  - $\delta$ -delay
- Issues
  - active parts
  - absence
  - synthesis
- Translation
  - inner format
  - solutions
  - example
  - Esterel  $\rightarrow$  GRC
  - GRC  $\rightarrow$  VHDL
- Solutions
  - causality
  - absence
- Conclusion

VHDL is a hardware description language devoted to simulating hardware circuits. Its event-driven semantics (signal scheduling) is driven by its simulation engine.



- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

- high level behavioral description = a set of concurrent processes. Each process can be reactivated several times in a same physical time

- processes communicate via signals

- processes can be activated or suspended (awaiting to get activated through events on signals)

- signal values are computed through  $\delta$ -delays (micro-steps)

Each process evolves 0, 1 or several times per reaction

- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

process P1 is suspended until the VHDL signal *tick* takes value '1'

Process P2 is suspended until an event on the signal S occurs

P1: process is  
begin

wait until tick = '1';

...

S <= '1';

end process P1;

P2: process (S) is  
begin

...

B <= S and Y;

end process P2;



**INRIA** RECHERCHE ALGORITHMIQUE

## Reaction to Signal Absence?

Introduction goal relationship Esterel VHDL features activation $\delta$ -delay Issues active parts absence synthesis Translation inner format solutions example Esterel $\rightarrow$ GRC GRC $\rightarrow$ VHDL Solutions causality absence Conclusion	<p style="text-align: center;">         In acyclic programs, <math>S'</math> is to be evaluated before and only before evaluating <math>S</math>.          Therefore, a part of the topological sorted equations is useful to define reaction to absence.       </p> <ul style="list-style-type: none"> <li>• how to evaluate only parts which are active?</li> <li>• how to determine signal absence?           <ul style="list-style-type: none"> <li>– give the control to the <i>else</i> branch</li> <li>– evaluate <math>S'</math> before <math>S</math></li> </ul> </li> </ul> <p style="text-align: center;">How to do this in VHDL? Processes cannot propagate “non-events”!</p>	
---	---	--

11

ENSMP - CMA Sophia-Antipolis, France © 2002  
Bertrand.Blanco@cma.inria.fr

**INRIA** RECHERCHE ALGORITHMIQUE

## Summary of issues

Introduction goal relationship Esterel VHDL features activation $\delta$ -delay Issues active parts absence synthesis Translation inner format solutions example Esterel $\rightarrow$ GRC GRC $\rightarrow$ VHDL Solutions causality absence Conclusion	<ul style="list-style-type: none"> <li>• Esterel <math>\rightarrow</math> VHDL:           <ul style="list-style-type: none"> <li><math>\rightarrow</math> translating Esterel causality (actions occur before one another) into VHDL <math>\delta</math>-delays</li> <li><math>\rightarrow</math> translating the reaction to absence algorithm into VHDL statements</li> </ul> </li> <li><math>\rightarrow</math> identifying the target subset of VHDL</li> <li>• VHDL <math>\rightarrow</math> Esterel: aims at writing specifications in VHDL with the Esterel's semantics</li> </ul>	
---	---	--

12

ENSMP - CMA Sophia-Antipolis, France © 2002  
Bertrand.Blanco@cma.inria.fr

Introduction goal relationship	Dumitru Potop focuses on efficient sequential simulation of Esterel through his inner-format GRC
Esterel VHDL features activation $\delta$ -delay	Keeping on concurrent structure and active parts depicted by an Esterel program
Issues active parts absence synthesis	
Translation inner format solutions example	⇒ Dumitru generates sequential code with a static scheduling in order to get efficient simulations
Esterel → GRC GRC → VHDL	⇒ I translate this inner-format into a VHDL set of concurrent processes instead of sequential VHDL code equivalent to C code
Solutions causality absence	
Conclusion	⇒ Avoiding syntactic and lexical issues (parser, inner structure)

Introduction goal relationship	Only what is active must be run
Esterel VHDL features activation $\delta$ -delay	<ul style="list-style-type: none"> <li>simulation of acyclic programs expressed as a set of VHDL concurrent processes</li> <li>distributed scheduling of acyclic programs (reaction to absence &amp; causality)</li> </ul>
Issues active parts absence synthesis	
Translation inner format solutions example	
Esterel → GRC GRC → VHDL	
Solutions causality absence	
Conclusion	

- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

```

module ABO:
  input A, B;
  output O;

  loop
    [ await A || await B ]; emit O
  end loop

end module
  
```


- Introduction
- goal
- relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion

```

module ABO:
  input A, B;
  output O;

  loop
    [ await A || await B ]; emit O
  end loop


end module
  
```






## Translation Workflow

- Introduction
- goal relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion



## Control Flow Dispatching

- Introduction
- goal relationship
- Esterel
- VHDL
- features
- activation
- $\delta$ -delay
- Issues
- active parts
- absence
- synthesis
- Translation
- inner format
- solutions
- example
- Esterel  $\rightarrow$  GRC
- GRC  $\rightarrow$  VHDL
- Solutions
- causality
- absence
- Conclusion




Introduction	VHDL signals carry the control flow $\delta$ -delay by $\delta$ -delay
goal	<i>Example of a 2-signal synchronizer ( Esterel <math>\rightarrow</math> GRC <math>\rightarrow</math> VHDL):</i>
relationship	
Esterel	
VHDL	
features	
activation	
$\delta$ -delay	
Issues	
active parts	
absence	
synthesis	
Translation	
inner format	
solutions	
example	
Esterel $\rightarrow$ GRC	
GRC $\rightarrow$ VHDL	
Solutions	
causality	
absence	
Conclusion	

<pre> SYNC: process (KL, KR) is   variable max : integer := -10; begin   if (KL.go and KR.go) then     if (KL.status &lt; KR.status) then       max := KR.status;     else       max := KL.status;     end if;     switch max is       case 0 =&gt; seq &lt;= true;       other =&gt; null;     end if;   end process SYNC; </pre>	<p>Shall I synchronize?</p> <p>Compute the max</p> <p>Select the control flow</p> <p>a <math>\delta</math>-delay later</p> <p>ACTION: process (seq) is</p> <pre> begin   ...   O &lt;= true; end process ACTION; </pre>
--	---

Introduction	<u>present S then &lt;a&gt; end    present S' then &lt;b&gt; else emit S end</u>
goal	
relationship	
Esterel	P1 P2
VHDL	
features	
activation	<ul style="list-style-type: none"> <li>• S' present <math>\Rightarrow</math> nothing to do (at compile-time): at run-time, S' is emitted in the environment giving the control-flow to P2, hence to &lt;b&gt;.</li> </ul>
$\delta$ -delay	
Issues	
active parts	
absence	<ul style="list-style-type: none"> <li>• S' absent <math>\Rightarrow</math> work to be done (at compile-time): at run-time, in acyclic programs, P2 must be activated before P1</li> </ul>
synthesis	
Translation	
inner format	
solutions	
example	$\rightarrow$ an extra process that enforces this condition (S' is set absent) must be generated at compile-time
Esterel $\rightarrow$ GRC	
GRC $\rightarrow$ VHDL	
Solutions	
causality	
absence	
Conclusion	Reactivate processes through an algorithm computed at compile-time



## Algorithm Overview

---

Introduction

goal

relationship

Esterel

VHDL

features

activation

δ-delay

Issues

active parts

absence

synthesis

Translation

inner format

solutions

example

Esterel → GRC

GRC → VHDL

Solutions

causality

absence

Conclusion

P1 = < present S then <a> end >


P2 = < present S' then <b> else emit S end >

Assumption: S and S' are local signals (no *emit* elsewhere) → S' is absent

In VHDL, an *add-on process* computed at compile-time, wraps the P1 and P2 wires giving control flow, setting S' absent. The *else* branch in P2 will therefore get enabled through this scheduler, and afterwards P1.

21

ENSMP - CMA Sophia-Antipolis, France © 2002  
Bertrand.Blanco@cma.inria.fr



## Absence in VHDL

---

Introduction

goal

relationship

Esterel

VHDL

features

activation

δ-delay

Issues

active parts

absence

synthesis

Translation

inner format

solutions

example

Esterel → GRC

GRC → VHDL


Solutions

causality

absence

Conclusion

In the case where S' must always be absent




```




present S then <a> end || present S' then <b> else emit S end

```

22

ENSMP - CMA Sophia-Antipolis, France © 2002  
Bertrand.Blanco@cma.inria.fr

 <span style="float: right;">Conclusion</span>	
Introduction	
goal	
relationship	
Esterel	– Model of computation of pure Esterel v5 into VHDL sticking to Esterel semantics
VHDL	
features	– Usage of GRC simulation-oriented intermediate format
activation	
$\delta$ -delay	– Respect causality through activating conditions
Issues	
active parts	
absence	– Foundations of reaction to absence through a distributed algorithm
synthesis	
Translation	
inner format	
solutions	
example	
Esterel $\rightarrow$ GRC	– Generate RTL code from the behavioral VHDL and the sorted equations VHDL:
GRC $\rightarrow$ VHDL	$\rightarrow$ compare the number of wires and registers
Solutions	
causality	
absence	
Conclusion	
23	
<small>ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanco@cma.inria.fr</small>	

 <span style="float: right;">Future Work</span>	
Introduction	
goal	– Generalize the VHDL algorithm implementing reaction to absence to the case of several simultaneous emitters
relationship	
Esterel	
VHDL	– Find a better algorithm to encode the states ( <i>selection tree</i> ) used in VHDL
features	• reduce redundant registers: Dumitru already did it for sequence efficient code.
activation	
$\delta$ -delay	– Test the scalability of the generated descriptions
Issues	
active parts	
absence	– Identify the subset of VHDL and a methodology to implement in VHDL the Esterel semantics
synthesis	
Translation	
inner format	
solutions	
example	
Esterel $\rightarrow$ GRC	
GRC $\rightarrow$ VHDL	<b>BUT:</b> Attend Ph.D. program at Ecole des Mines de Paris to work on Hybrid Systems.
Solutions	
causality	
absence	
Conclusion	
 	
24	
<small>ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanco@cma.inria.fr</small>	