




RINRIA	
<u>Syllabus</u>	Translating Pure Esterel v5 into behavioral VHDL
Introduction Esterel VHDL Issues Translation Solutions	
Conclusion	Synchron'02
	INRIA Sophia-Antipolis - TICK
	Bertrand Blanc
	ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr






























RINRI	A Summary of issues
Introduction goal relationship Esterel VHDL features activation &-delay Issues active parts absence synthesis Translation inner format solutions example Esterel → GRC GRC → VHDL Solutions causality absence Conclusion	 Esterel → VHDL: → translating Esterel causality (actions occur before one another) into VHDL δ-delays → translating the reaction to absence algorithm into VHDL statements → identifying the target subset of VHDL VHDL → Esterel: aims at writing specifications in VHDL with the Esterel's semantics
	12 ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr







RINRI	A Simple Esterel Program
Introduction goal relationship Esterel VHDL features activation δ -delay Issues active parts absence synthesis Translation inner format solutions example Esterel \rightarrow GRC GRC \rightarrow VHDL Solutions causality absence Conclusion	module ABO: input A, B; output O; loop [await A await B] ; emit O end loop end module
	15 ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr











RINRIA	R	eaction to Absence
Introduction goal relationship Esterel VHDL features activation δ -delay Issues active parts absence synthesis Translation inner format solutions example Esterel \rightarrow GRC GRC \rightarrow VHDL Solutions causality absence Conclusion	P1 • S' present ⇒ nothing to de environment giving the com • S' absent ⇒ work to be de programs, P2 must be activa → an extra process tha generated at compile-ti	t enforces this condition (S' is set absent) must be
	20	ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr





ZINRI	Conclusion
Introduction goal relationship Esterel VHDL features activation δ -delay Issues active parts absence synthesis Translation inner format solutions example Esterel \rightarrow GRC GRC \rightarrow VHDL Solutions causality absence Conclusion	 Model of computation of pure Esterel v5 into VHDL sticking to Esterel semantics Usage of GRC simulation-oriented intermediate format Respect causality through activating conditions Foundations of reaction to absence through a distributed algorithm Generate RTL code from the behavioral VHDL and the sorted equations VHDL: → compare the number of wires and registers
	23 ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr

RINRIA	Future Work	
Introduction goal relationship Esterel VHDL features activation &-delay Issues active parts absence synthesis Translation inner format solutions example	 Generalize the VHDL algorithm implementing reaction to absence to the case of several simultaneous emitters Find a better algorithm to encode the states (<i>selection tree</i>) used in VHDL reduce redundant registers: Dumitru already did it for sequence efficient code. Test the scalability of the generated descriptions Identify the subset of VHDL and a methodology to implement in VHDL the Esterel semantics 	
$Esterel \rightarrow GRC$ $GRC \rightarrow VHDL$ Solutions causality absence Conclusion	BUT: Attend Ph.D. program at Ecole des Mines de Paris to work on Hybrid Systems.	
24 ENSMP - CMA Sophia-Antipolis, France © 2002 Bertrand.Blanc@cma.inria.fr		